

Model Discovery for Analog/Mixed-Signal Circuits

Vladimir Dubikhin[†], Danil Sokolov[†], Chris J. Myers[‡], Andrey Mokhov[†],
Alex Yakovlev[†]

[†] [Newcastle University](#)


[‡] [University of Utah](#)

May 17, 2018

Formal Verification of Analog/Mixed-Signal Circuits

- Formal verification is a promising mechanism to validate designs in the face of noise and uncertain parameters and initial conditions.
- AMS verification is complicated by the need to construct abstract, accurate formal models of the AMS circuits.
- Verification must work with existing SPICE/SVA-based design flows.
- This talk describes a new methodology for creating these formal models for verification from SPICE-level simulation traces.

The Case for Analog Circuit Verification



$$V_{in} = \pm 1000 \text{ mV}$$
$$freq(V_{in}) = 5 \text{ kHz}$$

$$C_1 = 1 \text{ pF}$$

$$C_2 = 25 \pm 2.5 \text{ pF}$$


$$freq(\Phi_1) = freq(\Phi_2) = 500 \text{ kHz}$$

$$dV_{out}/dt = \pm(18 \text{ to } 22) \text{ mV}/\mu\text{s}$$

Does V_{out} saturate? (i.e. $-2000 \text{ mV} \leq V_{out} \leq 2000 \text{ mV}$)


Myers et al., Edinburgh, UK, **Formal Verif. of Analog Circuits (FAC)**, 2005.

The Case for Analog Circuit Verification



Myers et al., Edinburgh, UK, Formal Verif. of Analog Circuits (FAC), 2005.

The Case for Analog Circuit Verification



$$C_{t4} = 0$$


$$V_{out} = -1000mV$$

$$dV_{out}/dt = 18mV/\mu s$$

$$v_{in} = F, V_{out1822} = T, V_{outm22m18} = F,$$

$$v_0 = T, v_1 = F, fail = F$$

The Case for Analog Circuit Verification



$$0\mu\text{s} \leq c_{t4} \leq 100\mu\text{s}$$


$$-1000\text{mV} \leq \text{Vout} \leq 800\text{mV}$$

$$d\text{Vout}/dt = 18\text{mV}/\mu\text{s}$$

$$\text{vin} = F, \text{Vout1822} = T, \text{Voutm22m18} = F,$$

$$v0 = T, v1 = F, \text{fail} = F$$

The Case for Analog Circuit Verification



$$0\mu s \leq c_{t4} \leq 100\mu s$$


$$-1000mV \leq V_{out} \leq 1200mV$$

$$dV_{out}/dt = 22mV/\mu s$$

$$vin = F, Vout1822 = T, Voutm22m18 = F,$$

$$v0 = F, v1 = F, fail = F$$

The Case for Analog Circuit Verification



$$c_{t4} = 100\mu s$$


$$800mV \leq V_{out} \leq 1200mV$$

$$dV_{out}/dt = 22mV/\mu s$$

$$vin = T, Vout1822 = T, Voutm22m18 = F,$$

$$v0 = F, v1 = F, fail = F$$

The Case for Analog Circuit Verification



$$C_{t0} = C_{t5} = 0\mu\text{s}$$


$$800\text{mV} \leq V_{\text{out}} \leq 1200\text{mV}$$

$$dV_{\text{out}}/dt = 22\text{mV}/\mu\text{s}$$

$$v_{\text{in}} = T, V_{\text{out1822}} = T, V_{\text{outm22m18}} = F,$$

$$v_0 = F, v_1 = F, \text{fail} = F$$

The Case for Analog Circuit Verification



$$C_{t0} = C_{t5} = 0\mu s$$


$$400mV \leq V_{out} \leq 1600mV$$

$$dV_{out}/dt = 22mV/\mu s$$

$$v_{in} = T, V_{out1822} = T, V_{outm22m18} = F,$$

$$v_0 = F, v_1 = F, fail = F$$

The Case for Analog Circuit Verification



$$C_{t0} = C_{t5} = C_{t6} = 0\mu s$$


$$0mV \leq V_{out} \leq 2000mV$$

$$dV_{out}/dt = 22mV/\mu s$$

$$vin = T, Vout1822 = T, Voutm22m18 = F,$$

$$v0 = F, v1 = F, fail = F$$

The Case for Analog Circuit Verification



DEADLOCK


$$0mV \leq V_{out} \leq 2000mV$$

$$dV_{out}/dt = 22mV/\mu s$$

$$vin = T, Vout1822 = T, Voutm22m18 = F,$$


$$v0 = F, v1 = F, fail = T$$

The Case for Analog Circuit Verification



Myers et al., Edinburgh, UK, Formal Verif. of Analog Circuits (FAC), 2005.

Simulation Aided Verification of AMS Circuits



Little et al., Princeton, USA, Formal Verification of Analog Circuits (FAC) 2008.




Formal Verification of Analog Circuits (FAC) '09

A satellite workshop of CAV 2009


June 26, 2009, Grenoble, France

Organizers: Goran Frehse and Lars Hedrich

Automatic Generation of Abstract Models for AMS Circuits



Automatic Generation of Abstract Models for AMS Circuits




A New Assertion Property Language for AMS Circuits

```
property PhaseInterpolator {
  real ctl, omega, phi;
  always{
    wait(phi >= 0);
    if (ctl = 1) {
      assert(omega < 2.2, 1375);
      wait(omega >= 2.2, 10);
    } else if (ctl = 2) {
      assert(omega < 2.2, 1315);
      wait(omega >= 2.2, 10);
    } else if (ctl = 3) {
      assert(omega < 2.2, 1255);
      wait(omega >= 2.2, 10);
    }
    wait(phi < 0);
  }
}
```


Kulkarni, et al., Berkeley, USA, Frontiers in Analog CAD (FAC) 2013.

Reachability Analysis Using Octagons



Fisher, et al., Grenoble, France, Frontiers in Analog CAD (FAC) 2014.


A Workflow for the Design of Mixed-signal Systems with Asynchronous Control



Dubikhin, et al., Austin, USA, Frontiers in Analog CAD (FAC) 2015.

Dubikhin et al., IEEE Design & Test, 2016.

Model Discovery for Analog/Mixed-Signal Circuits




Dubikhin, et al., Frankfurt, Germany, Frontiers in Analog CAD (FAC) 2017.

Today's talk:


- New project architecture with metric functions
- Improved DMV discretization method based on data clusterization
- New adaptive low pass filter for states filtering

DMV Discretization

- Form dendrogram from data values
- Create a set of clusters using relative standard deviation




- Perform preliminary discretization of data
- Detect low duration states and remove transient clusters




Fixed Low Pass Filter

- The cut-off threshold has to be manually selected
- Noise states preserved or stable states removed





Adaptive Low Pass Filter


- Use agglomerative clustering to group states by their duration
- Find a composition of clusters based on relative duration
- Select cut-off as minimum duration state in the largest cluster



C-element Example




C-element Simulation Waveform



C-element Model


- Every component is modeled individually
- C-element is converted from STG to LPN
- Explicit A2D modules are created




RC Original Model

$RC2 := 0$





$RC2_rate := \text{uniform}(14, 15)$







Flower Model



Flower Model Decomposed




Flower Model Decomposed Extended




Rules are relations between the control state sequences and the output states.

- Extract data patterns (DP) for output from state traces
 - Pattern is a sequence of input states before output change
- Calculate a set of rule patterns (RP) for output states
 - Rule pattern is a surjective function
 - Rule pattern is the min-set of data pattern

RC Improved Model Construction




RC Improved Model Construction



RP


$$RC2_1^{rate} : \langle C_1 \rangle$$
$$RC2_2^{rate} : \langle C_1 \rangle$$

RC Improved Model Construction




$$\begin{aligned}
 & \text{RP} \\
 & RC2_1^{rate} : \langle RC2_1, C_1 \rangle \\
 & RC2_2^{rate} : \langle RC2_2, C_1 \rangle
 \end{aligned}$$

RC Improved Model




C-element Model Simulation

- Original model




- Improved model




Or Element Model Simulation

- Original model



- Improved model



Conclusion and Future Work

- Our method provides an improvement to the existing method that provides a finer control over ranges of rates and the model structure.
- Future work:
 - Pseudo transitions,
 - Interpolation of data rules, and
 - Improved conflict resolution algorithm.