

Institut für Computertechnik Institute of Computer Technology


In-field Simulation Considering Considering Analog Variability

FAC'18 - May 16, 2018

<u>Michael Rathmair</u>¹, Carna Radojicic² and Christoph Grimm² ¹Institute of Computer Technology – TU Wien ²Design of Cyber-Physical Systems – TU Kaiserslautern

Motivation


- System simulation processes during the design phase
- Model driven design
- Verification and implementation models
- Extend simulations to the operation phase





Motivation


- System simulation processes during the design phase
- Model driven design
- Verification and implementation models
- Extend simulations to the operation phase






Concept and Approach

- Compute simulation results during runtime
- Added value for process control
- Dynamic environment facing uncertainty
- Feedback loops





- Challenges and requirements a wish list
- Meet-in-the-middle design approach





Models

- C/C++ based descriptions
- Use of verification and implementation models
- Models of the environment

Controlability / Observability

- Process state evaluation
- Parameter tuning
- **Operational bounds**

High


Low


Stel



Uncertainty modeling

- Impact of parameter deviations
- Increasingly challenging
- Multi-run methods vs. Affine Arithmetic Forms








Analysis and decision-making

- Objective -driven system analysis
- Application specific algorithms
- Expert-knowledge
- Machine-learning approaches







Simulator Software

- Discrete-event simulator
- Parallel and distributed
- C/C++ language
- Build-management

Deployment

- Usage of permanently or partially free resources
- Coordinated integration of the simulation software








Example Use-case

- Analog behavior
- Optimize performance
- Industrial safety-critical application
 - Continuously observing safety properties
 - Re-Certification of configurable behavior






Michael Rathmair Institute of Computer Technology


WIEN

Development Flow



Work in Progress and Next Steps

- What we have:
 - Simulation core for analog systems
 - Design time verification models
 - C++ library for uncertainty representation
 - Objective driven system analysis




Michael Rathmair

Institute of Computer Technology



Work in Progress and Next Steps


- Next Steps:
 - Software build management
 - Platform / Library support
 - Dependable analysis and debug functions
 - Extend / modify the simulator core
 - Guided integration into an application





Conclusion

- Extend simulation processes to operation phase
- Consideration of uncertainties and dynamic behavior
- Models used for design time verification
- Parallel and distributed simulation System
- Optimization and analysis
 - Safety critical issues
 - Predictive maintenance
 - Etc.







Institut für Computertechnik Institute of Computer Technology

Thank you for your attention

Michael Rathmair, Carna Radojicic and Christoph Grimm

Michael.Rathmair@tuwien.ac.at Institute of Computer Technology – TU Wien